[LinuxBIOS] Fwd: Intel Southbridge ROM Protection mechanism

Darmawan Salihun darmawan.salihun at gmail.com
Sun Apr 22 03:23:27 CEST 2007


---------- Forwarded message ----------
From: Darmawan Salihun <darmawan.salihun at gmail.com>
Date: Apr 22, 2007 8:15 AM
Subject: Re: [LinuxBIOS] Intel Southbridge ROM Protection mechanism
To: Stefan Reinauer <stepan at coresystems.de>

On 4/20/07, Stefan Reinauer <stepan at coresystems.de> wrote:
>
> * Darmawan Salihun <darmawan.salihun at gmail.com> [070419 19:22]:
> > the matter, does Intel ICH5 southbridge  (or other newer Inte
> southbridge)
> > still protects (probably mirrors) the last 8KB block (bootblock) in the
> BIOS
> > chip even when the protection bits in Block Locking Registers (BLRs) has
> been
> > disabled?
> >     I experienced weird results between several flashing attempts using
> > flashrom in Linux. SOme succeeded, some retain the original values.
> Anyone has
> > an explanation on the issue?
>
> Some flash chips support "write protecting" their boot block (and/or other
> blocks). I think the data sheets have more details on this.
>
> What flash chip are you using?
>

Winbond W39V040FA

Usually if the south bridge or a GPIO does the protection, you'd be able
> to write all or nothing. AFAIK
>
>
At some points I couldn't write at all. Maybe there is a a timing issue in
the code that I added. Gonna check it again.


> --
> coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
>       Tel.: +49 761 7668825 • Fax: +49 761 7664613
> Email: info at coresystems.dehttp://www.coresystems.de/
>



-- 
--------------------------------------------------------------------
-= Human knowledge belongs to the world =-

-- 
--------------------------------------------------------------------
-= Human knowledge belongs to the world =-
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20070422/cfcd544d/attachment.html>


More information about the coreboot mailing list