[LinuxBIOS] i440bx RAM initialization code (SPD)

[roger]

On Mon, 2007-04-30 at 10:47 -0400, Alfred Wanga wrote:
> Ok, so I've been working on porting the SPD code, and this patch is
> what I've got so far. Here are some of the outstanding issues/changes:
...
> Anyway, enough verbosity... take a look and see what you think.
> Unfortunately, besides testing the SPD code on memory dumps, I haven't
> tested the image.
> 
> Alfred

I've applied this patch after applying Uwe's patch
(v2_tyan_s1846_progress.patch)

His patch modified the following files:
Index: src/southbridge/intel/i82371eb/Config.lb
Index: src/southbridge/intel/i82371eb/i82371eb.c
Index: src/southbridge/intel/i82371eb/i82371eb.h
Index: src/southbridge/intel/i82371eb/i82371eb_smbus.c
Index: src/mainboard/tyan/s1846/Config.lb
Index: src/mainboard/tyan/s1846/auto.c
Index: targets/tyan/s1846/Config.lb

But left raminint.c untouched.

I've only viewed the error messages.  I'll research them a little later.

Uwe, from what I've read concerning the i440BX memory initialization
docs, SPD is *required* to initialize memory.  This patch is needed
isn't it?  Or have we verified writing to memory is successful?  I'm
puzzled here.  (or is memory init and activating SPD two seperate things
here?)

--
Roger
http://www.eskimo.com/~roger/index.html
Key fingerprint = 8977 A252 2623 F567 70CD 1261 640F C963 1005 1D61

Mon Apr 30 12:12:00 PDT 2007
-------------- next part --------------
A non-text attachment was scrubbed...
Name: build.log
Type: text/x-log
Size: 158721 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20070430/9a7fead8/attachment.log>