[LinuxBIOS] EHCI Debug Port on ICH4/ICH4-M chipset

Marcin Juszkiewicz openembedded at haerwu.biz
Sat Sep 15 00:21:16 CEST 2007


Dnia piątek, 14 września 2007, Uwe Hermann napisał:

> Fixed in the wiki, thanks!
>
> I was the one who added the ICH4 in the wiki, but I don't remember
> which system I used to test that back then. Maybe I confused it with
> some other chipset or I was drunk or something ;-)

Speaking of other chipsets...

DFI mainboard with ATI RS482/SB400 chipset:

00:13.2 0c03: 1002:4373 (rev 80)
00:13.2 USB Controller: ATI Technologies Inc IXP SB400 USB2 Host Controller (rev 80) (prog-if 20 [EHCI])
        Subsystem: ATI Technologies Inc IXP SB400 USB2 Host Controller
        Flags: bus master, 66MHz, medium devsel, latency 64, IRQ 19
        Memory at fe02b000 (32-bit, non-prefetchable) [size=4K]
        Capabilities: [dc] Power Management version 2
        Capabilities: [d0] Message Signalled Interrupts: Mask- 64bit- Queue=0/0 Enable-


PC-Engines ALIX.1c board:

00:0f.5 0c03: 1022:2095 (rev 02)
00:0f.5 USB Controller: Advanced Micro Devices [AMD] CS5536 [Geode companion] EHC (rev 02) (prog-if 20 [EHCI])
        Subsystem: Advanced Micro Devices [AMD] CS5536 [Geode companion] EHC
        Flags: bus master, 66MHz, medium devsel, latency 0, IRQ 11
        Memory at efffd000 (32-bit, non-prefetchable) [size=4K]
        Capabilities: [40] Power Management version 2

-- 
JID: hrw-jabber.org
OpenEmbedded developer/consultant

                        127.0.0.1, sweet 127.0.0.1






More information about the coreboot mailing list