[coreboot] AMD Family 0Fh CAR and L1 cache tags
ron minnich
rminnich at gmail.com
Tue Jan 15 22:27:35 CET 2008
On Jan 15, 2008 1:22 PM, Marc Jones <Marc.Jones at amd.com> wrote:
> The BKDG is the only documentation. We are looking into other ways to
> document this because it is so complicated but I don't expect anything
> in the near future.
>
it occurs more places than just memory. For example, on some
supercomputers, the networks use a training very similar to DDR
training. I was trying to explain what training was to people but I
could not, because my own understanding is so limited.
It's a shame that something so important is not documented in more
places. I just can't find anything. Note that I'm NOT picking on AMD
-- they have more docs than anyone!
thanks
ron
More information about the coreboot
mailing list