Difference between revisions of "Board:gigabyte/m57sli"

From coreboot
Jump to navigation Jump to search
Line 422: Line 422:
== Burning coreboot ==
== Burning coreboot ==


Make SURE that you have a fallback position: a ROM chip with backup copy of your factory ROM image (you can make one with [[flashrom]]), and either a socket on the board to plug the backup chip into, or the tools and skills to remove a 'bricked' BIOS chip from the board and replace it with a socket for the backup chip.  
Make SURE that you have a fallback position: a ROM chip with backup copy of your factory ROM image (you can make one with [http://flashrom.org flashrom]), and either a socket on the board to plug the backup chip into, or the tools and skills to remove a 'bricked' BIOS chip from the board and replace it with a socket for the backup chip.  


If you do not prepare properly, you are likely to brick your motherboard. You have been warned!
If you do not prepare properly, you are likely to brick your motherboard. You have been warned!


You can use flashrom from the coreboot v2 tree to burn the image:
You can use flashrom to write the image:


- with PLCC32 chips :
  flashrom -w coreboot.rom


  util/flashrom/flashrom -v -w linuxbios.rom
(that's assuming the image is called coreboot.rom).
 
- with SPI chips :
 
  util/flashrom/flashrom -m gigabyte:m57sli -E                  # erase flash first
  util/flashrom/flashrom -m gigabyte:m57sli -w -v linuxbios.rom  # burn & verify coreboot
 
(that's assuming the image is called linuxbios.rom; if you used buildrom it would be called gigabyte-m57sli.rom and live in the 'deploy' subdirectory).
 
'''IF YOU ARE USING REVISION 3087 or older: note'''': You should upgrade to 3088 or higher. In prior releases, on the revision v2.0 of the motherboard there was an issue with the decoding of the I/O addresses into the LPC bridge of the MCP55 southbridge. It occurred only after booting with coreboot (the factory BIOS didn't have this issue). It prevented flashrom to access correctly the SPI interface of the ITE IT8716F chip, thus no reflashing was possible after a first burn of coreboot (without modchip). This issue was fixed and a full coreboot patch is on the tracks. There is also a workaround for the actual release of coreboot: before using flashrom after booting with coreboot, execute the commands:
 
  setpci -s 00:01.0 a0.l=70000001
  setpci -s 00:01.0 b0.l=085f0800


== TODO ==
== TODO ==

Revision as of 16:34, 10 January 2015